On the Composition of Macro Instructions of Standard Computers

Artur Korniłowicz University of Białystok

MML Identifier: AMISTD_2.
WWW: http://mizar.org/JFM/Vol12/amistd_2.html

The articles [21], [27], [3], [4], [18], [14], [28], [9], [10], [20], [22], [8], [13], [23], [2], [5], [1], [6], [12], [11], [17], [7], [16], [24], [19], [25], [15], and [26] provide the notation and terminology for this paper.

1. PRELIMINARIES

We adopt the following rules: k, m are natural numbers, x, X are sets, and N is a set with non empty elements.

Let f be a function and let g be a non empty function. One can verify that f+g is non empty and g+f is non empty.

Let *f*, *g* be finite functions. One can check that $f+\cdot g$ is finite. One can prove the following propositions:

- (1) For all functions f, g holds dom $f \approx \text{dom } g$ iff $f \approx g$.
- (2) For all finite functions f, g such that dom f misses dom g holds $\operatorname{card}(f+\cdot g) = \operatorname{card} f + \operatorname{card} g$.

Let *f* be a function and let *A* be a set. One can check that $f \setminus A$ is function-like and relation-like. Next we state two propositions:

- (3) For all functions f, g such that $x \in \text{dom } f \setminus \text{dom } g$ holds $(f \setminus g)(x) = f(x)$.
- (4) For every non empty finite set *F* holds card $F 1 = \operatorname{card} F {}'1$.

2. PRODUCT LIKE SETS

Let *S* be a functional set. The functor \prod_{S} yielding a function is defined by:

- (Def. 1)(i) For every set x holds $x \in \text{dom} \prod_S$ iff for every function f such that $f \in S$ holds $x \in \text{dom} f$ and for every set i such that $i \in \text{dom} \prod_S$ holds $\prod_S (i) = \pi_i S$ if S is non empty,
 - (ii) $\prod_{S} = \emptyset$, otherwise.

We now state two propositions:

(5) For every non empty functional set *S* holds dom $\prod_{S} = \bigcap \{ \text{dom } f : f \text{ ranges over elements of } S \}$.

(6) For every non empty functional set *S* and for every set *i* such that $i \in \text{dom} \prod_S \text{holds} \prod_S (i) = \{f(i) : f \text{ ranges over elements of } S\}.$

Let *S* be a set. We say that *S* is product-like if and only if:

(Def. 2) There exists a function f such that $S = \prod f$.

Let f be a function. Observe that $\prod f$ is product-like. Let us note that every set which is product-like is also functional and has common domain. Let us note that there exists a set which is product-like and non empty. The following propositions are true:

- (7) For every functional set *S* with common domain holds dom $\prod_{S} = \text{DOM}(S)$.
- (8) For every functional set *S* and for every set *i* such that $i \in \text{dom} \prod_{S} \text{holds} \prod_{S} (i) = \pi_i S$.
- (9) For every functional set *S* with common domain holds $S \subseteq \prod \prod_{S}$.
- (10) For every non empty product-like set *S* holds $S = \prod \prod_{S}$.

Let *D* be a set. One can verify that every set of finite sequences of *D* is functional. Let *i* be a natural number and let *D* be a set. Observe that D^i has common domain. Let *i* be a natural number and let *D* be a set. Note that D^i is product-like.

3. PROPERTIES OF AMI-STRUCT

We now state two propositions:

- (11) Let N be a set, S be an AMI over N, and F be a finite partial state of S. Then $F \setminus X$ is a finite partial state of S.
- (12) Let *S* be an IC-Ins-separated definite non empty non void AMI over *N* and *F* be a programmed finite partial state of *S*. Then $F \setminus X$ is a programmed finite partial state of *S*.

Let *N* be a set with non empty elements, let *S* be an IC-Ins-separated definite non empty non void AMI over *N*, let i_1, i_2 be instruction-locations of *S*, and let I_1, I_2 be elements of the instructions of *S*. Then $[i_1 \mapsto I_1, i_2 \mapsto I_2]$ is a finite partial state of *S*.

Let N be a set with non empty elements and let S be a halting non void AMI over N. Note that there exists an instruction of S which is halting.

Next we state three propositions:

- (13) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N*, *F* be a lower programmed finite partial state of *S*, and *G* be a programmed finite partial state of *S*. If dom F = dom G, then *G* is lower.
- (14) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N*, *F* be a lower programmed finite partial state of *S*, and *f* be an instruction-location of *S*. If $f \in \text{dom } F$, then locnum(f) < card F.
- (15) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N* and *F* be a lower programmed finite partial state of *S*. Then dom $F = {il_S(k); k \text{ ranges over natural numbers: } k < card F}.$

Let N be a set, let S be an AMI over N, and let I be an element of the instructions of S. The functor AddressPart(I) is defined as follows:

(Def. 3) AddressPart(I) = I_2 .

Let *N* be a set, let *S* be an AMI over *N*, and let *I* be an element of the instructions of *S*. Then AddressPart(*I*) is a finite sequence of elements of $\bigcup N \cup$ the carrier of *S*.

One can prove the following proposition

(16) Let N be a set, S be an AMI over N, and I, J be elements of the instructions of S. If InsCode(I) = InsCode(J) and AddressPart(I) = AddressPart(J), then I = J.

Let N be a set and let S be an AMI over N. We say that S is homogeneous if and only if:

(Def. 4) For all instructions I, J of S such that InsCode(I) = InsCode(J) holds dom AddressPart(I) = dom AddressPart(J).

The following proposition is true

(17) For every instruction I of STC(N) holds AddressPart(I) = 0.

Let N be a set, let S be an AMI over N, and let T be an instruction type of S. The functor AddressParts T is defined as follows:

(Def. 5) AddressParts $T = \{ AddressPart(I); I \text{ ranges over instructions of } S: InsCode(I) = T \}.$

Let N be a set, let S be an AMI over N, and let T be an instruction type of S. Note that AddressParts T is functional.

Let N be a set with non empty elements, let S be an IC-Ins-separated definite non empty non void AMI over N, and let I be an instruction of S. We say that I has explicit jumps if and only if the condition (Def. 6) is satisfied.

(Def. 6) Let f be a set. Suppose $f \in \text{JUMP}(I)$. Then there exists a set k such that $k \in \text{dom AddressPart}(I)$ and f = (AddressPart(I))(k) and $\prod_{\text{AddressParts InsCode}(I)}(k) = \text{the instruction locations of } S$.

We say that I has no implicit jumps if and only if the condition (Def. 7) is satisfied.

(Def. 7) Let f be a set. Given a set k such that $k \in \text{dom AddressPart}(I)$ and f = (AddressPart(I))(k)and $\prod_{\text{AddressParts InsCode}(I)}(k)$ = the instruction locations of S. Then $f \in \text{JUMP}(I)$.

Let N be a set with non empty elements and let S be an IC-Ins-separated definite non empty non void AMI over N. We say that S has explicit jumps if and only if:

(Def. 8) Every instruction of S has explicit jumps.

We say that *S* has no implicit jumps if and only if:

(Def. 9) Every instruction of *S* has no implicit jumps.

Let *N* be a set and let *S* be an AMI over *N*. We say that *S* has non trivial instruction locations if and only if:

(Def. 10) The instruction locations of S are non trivial.

Let *N* be a set with non empty elements. Note that every IC-Ins-separated definite non empty non void AMI over *N* which is standard has also non trivial instruction locations.

Let N be a set with non empty elements. Observe that there exists an IC-Ins-separated definite non empty non void AMI over N which is standard.

Let N be a set with non empty elements and let S be an AMI over N with non trivial instruction locations. Observe that the instruction locations of S is non trivial.

Next we state the proposition

(18) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N* and *I* be an instruction of *S*. If for every instruction-location *f* of *S* holds $NIC(I, f) = \{NextLoc f\}$, then JUMP(I) is empty.

Let N be a set with non empty elements and let I be an instruction of STC(N). Observe that JUMP(I) is empty.

Let *N* be a set and let *S* be an AMI over *N*. We say that *S* is regular if and only if:

(Def. 11) For every instruction type T of S holds AddressParts T is product-like.

Let *N* be a set. Observe that every AMI over *N* which is regular is also homogeneous. We now state the proposition

(19) For every instruction type T of STC(N) holds AddressParts $T = \{0\}$.

Let *N* be a set with non empty elements. One can verify that STC(N) is regular and has explicit jumps and no implicit jumps.

Let N be a set with non empty elements. One can check that there exists an IC-Ins-separated definite non empty non void AMI over N which is standard, regular, halting, realistic, steady-programmed, and programmable and has explicit jumps and no implicit jumps.

Let N be a set with non empty elements, let S be a regular AMI over N, and let T be an instruction type of S. One can check that AddressParts T is product-like.

Let N be a set with non empty elements, let S be a homogeneous AMI over N, and let T be an instruction type of S. Note that AddressParts T has common domain.

Next we state the proposition

(20) Let *S* be a homogeneous non empty non void AMI over *N*, *I* be an instruction of *S*, and *x* be a set. Suppose $x \in \text{dom} \text{AddressPart}(I)$. Suppose $\prod_{\text{AddressParts} \text{InsCode}(I)}(x)$ = the instruction locations of *S*. Then (AddressPart(*I*))(*x*) is an instruction-location of *S*.

Let *N* be a set with non empty elements and let *S* be an IC-Ins-separated definite non empty non void AMI over *N* with explicit jumps. Note that every instruction of *S* has explicit jumps.

- Let N be a set with non empty elements and let S be an IC-Ins-separated definite non empty non void AMI over N with no implicit jumps. Observe that every instruction of S has no implicit jumps. We now state the proposition
 - (21) Let S be a realistic IC-Ins-separated definite non empty non void AMI over N with non trivial instruction locations and I be an instruction of S. If I is halting, then JUMP(I) is empty.

Let *N* be a set with non empty elements, let *S* be a halting realistic IC-Ins-separated definite non empty non void AMI over *N* with non trivial instruction locations, and let *I* be a halting instruction of *S*. Note that JUMP(I) is empty.

Let N be a set with non empty elements and let S be an IC-Ins-separated definite non empty non void AMI over N with non trivial instruction locations. One can verify that there exists a finite partial state of S which is non trivial and programmed.

Let N be a set with non empty elements and let S be a standard halting IC-Ins-separated definite non empty non void AMI over N. Observe that every non empty programmed finite partial state of S which is trivial is also unique-halt.

Let N be a set, let S be an AMI over N, and let I be an instruction of S. We say that I is instruction location free if and only if:

(Def. 12) For every set x such that $x \in \text{dom AddressPart}(I)$ holds $\prod_{\text{AddressParts InsCode}(I)}(x) \neq \text{the instruction locations of } S$.

The following two propositions are true:

- (22) Let S be a halting realistic IC-Ins-separated definite non empty non void AMI over N with explicit jumps and non trivial instruction locations and I be an instruction of S. If I is instruction location free, then JUMP(I) is empty.
- (23) Let S be a realistic IC-Ins-separated definite non empty non void AMI over N with no implicit jumps and non trivial instruction locations and I be an instruction of S. If I is halting, then I is instruction location free.

Let N be a set with non empty elements and let S be a realistic IC-Ins-separated definite non empty non void AMI over N with no implicit jumps and non trivial instruction locations. One can check that every instruction of S which is halting is also instruction location free.

We now state the proposition

(24) Let S be a standard IC-Ins-separated definite non empty non void AMI over N with no implicit jumps and I be an instruction of S. If I is sequential, then I is instruction location free.

Let N be a set with non empty elements and let S be a standard IC-Ins-separated definite non empty non void AMI over N with no implicit jumps. Observe that every instruction of S which is sequential is also instruction location free.

Let N be a set with non empty elements and let S be a standard halting IC-Ins-separated definite non empty non void AMI over N. The functor Stop S yielding a finite partial state of S is defined as follows:

(Def. 13) Stop $S = il_S(0) \mapsto halt_S$.

Let N be a set with non empty elements and let S be a standard halting IC-Ins-separated definite non empty non void AMI over N. Note that Stop S is lower, non empty, programmed, and trivial.

Let N be a set with non empty elements and let S be a standard realistic halting IC-Ins-separated definite non empty non void AMI over N. One can check that Stop S is closed.

- Let N be a set with non empty elements and let S be a standard halting steady-programmed IC-Ins-separated definite non empty non void AMI over N. One can verify that Stop S is autonomic. We now state three propositions:
 - (25) For every standard halting IC-Ins-separated definite non empty non void AMI S over N holds card Stop S = 1.
 - (26) Let *S* be a standard halting IC-Ins-separated definite non empty non void AMI over *N* and *F* be a pre-Macro of *S*. If card F = 1, then F = Stop S.
 - (27) For every standard halting IC-Ins-separated definite non empty non void AMI S over N holds LastLoc Stop $S = il_S(0)$.

Let *N* be a set with non empty elements and let *S* be a standard halting IC-Ins-separated definite non empty non void AMI over *N*. One can verify that Stop *S* is halt-ending and unique-halt.

Let *N* be a set with non empty elements and let *S* be a standard halting IC-Ins-separated definite non empty non void AMI over *N*. Then Stop *S* is a pre-Macro of *S*.

4. ON THE COMPOSITION OF MACRO INSTRUCTIONS

Let *N* be a set with non empty elements, let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N*, let *I* be an element of the instructions of *S*, and let *k* be a natural number. The functor IncAddr(I, k) yielding an instruction of *S* is defined by the conditions (Def. 14).

(Def. 14)(i) $\operatorname{InsCode}(\operatorname{IncAddr}(I,k)) = \operatorname{InsCode}(I),$

- (ii) dom AddressPart(IncAddr(I,k)) = dom AddressPart(I), and
- (iii) for every set *n* such that $n \in \text{dom} \text{AddressPart}(I)$ holds if $\prod_{\text{AddressParts} \text{InsCode}(I)}(n) =$ the instruction locations of *S*, then there exists an instruction-location *f* of *S* such that f = (AddressPart(I))(n) and $(\text{AddressPart}(\text{IncAddr}(I,k)))(n) = \text{il}_S(k + \text{locnum}(f))$ and if $\prod_{\text{AddressParts} \text{InsCode}(I)}(n) \neq$ the instruction locations of *S*, then (AddressPart(IncAddr(I,k)))(n) = (AddressPart(IncAddr(I,k)))(n) = (AddressPart(I))(n).

Next we state three propositions:

- (28) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N* and *I* be an element of the instructions of *S*. Then IncAddr(I, 0) = I.
- (29) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N* and *I* be an instruction of *S*. If *I* is instruction location free, then IncAddr(I,k) = I.
- (30) Let *S* be a halting standard realistic regular IC-Ins-separated definite non empty non void AMI over *N* with no implicit jumps. Then IncAddr($halt_S, k$) = $halt_S$.

Let *N* be a set with non empty elements, let *S* be a halting standard realistic regular IC-Insseparated definite non empty non void AMI over *N* with no implicit jumps, let *I* be a halting instruction of *S*, and let *k* be a natural number. Observe that IncAddr(I,k) is halting.

Next we state several propositions:

- (31) Let S be a regular standard IC-Ins-separated definite non empty non void AMI over N and I be an instruction of S. Then AddressPartsInsCode(I) = AddressPartsInsCode(IncAddr(I,k)).
- (32) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N* and *I*, *J* be instructions of *S*. Given a natural number *k* such that IncAddr(*I*,*k*) = IncAddr(*J*,*k*). Suppose $\prod_{\text{AddressParts InsCode}(I)(x)$ = the instruction locations of *S*. Then $\prod_{\text{AddressParts InsCode}(J)(x)$ = the instruction locations of *S*.
- (33) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N* and *I*, *J* be instructions of *S*. Given a natural number *k* such that IncAddr(*I*,*k*) = IncAddr(*J*,*k*). Suppose $\prod_{\text{AddressParts InsCode}(I)}(x) \neq$ the instruction locations of *S*. Then $\prod_{\text{AddressParts InsCode}(J)}(x) \neq$ the instruction locations of *S*.
- (34) Let S be a regular standard IC-Ins-separated definite non empty non void AMI over N and I, J be instructions of S. If there exists a natural number k such that IncAddr(I,k) = IncAddr(J,k), then I = J.
- (35) Let *S* be a regular standard halting realistic IC-Ins-separated definite non empty non void AMI over *N* with no implicit jumps and *I* be an instruction of *S*. If $IncAddr(I,k) = halt_S$, then $I = halt_S$.
- (36) Let S be a regular standard halting realistic IC-Ins-separated definite non empty non void AMI over N with no implicit jumps and I be an instruction of S. If I is sequential, then IncAddr(I,k) is sequential.
- (37) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N* and *I* be an instruction of *S*. Then IncAddr(IncAddr(*I*,*k*),*m*) = IncAddr(*I*,*k*+*m*).

Let *N* be a set with non empty elements, let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N*, let *p* be a programmed finite partial state of *S*, and let *k* be a natural number. The functor IncAddr(p,k) yielding a finite partial state of *S* is defined by:

(Def. 15) dom IncAddr(p,k) =dom p and for every natural number m such that $il_S(m) \in$ dom p holds $(IncAddr<math>(p,k))(il_S(m)) = IncAddr(\pi_{il_S(m)}p,k).$

Let *N* be a set with non empty elements, let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N*, let *F* be a programmed finite partial state of *S*, and let *k* be a natural number. Note that IncAddr(F,k) is programmed.

Let *N* be a set with non empty elements, let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N*, let *F* be an empty programmed finite partial state of *S*, and let *k* be a natural number. Note that IncAddr(F,k) is empty.

Let *N* be a set with non empty elements, let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N*, let *F* be a non empty programmed finite partial state of *S*, and let k be a natural number. Observe that IncAddr(*F*,*k*) is non empty.

Let *N* be a set with non empty elements, let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N*, let *F* be a lower programmed finite partial state of *S*, and let *k* be a natural number. Note that IncAddr(F,k) is lower.

One can prove the following two propositions:

- (38) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N* and *F* be a programmed finite partial state of *S*. Then IncAddr(F, 0) = F.
- (39) Let S be a regular standard IC-Ins-separated definite non empty non void AMI over N and F be a lower programmed finite partial state of S. Then IncAddr(IncAddr(F,k),m) = IncAddr(F,k+m).

Let *N* be a set with non empty elements, let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N*, let *p* be a finite partial state of *S*, and let *k* be a natural number. The functor Shift(p,k) yielding a finite partial state of *S* is defined by the conditions (Def. 16).

- (Def. 16)(i) dom Shift $(p,k) = \{il_S(m+k); m \text{ ranges over natural numbers: } il_S(m) \in \text{dom } p\}, \text{ and } m$
 - (ii) for every natural number *m* such that $il_S(m) \in \text{dom } p$ holds $(\text{Shift}(p,k))(il_S(m+k)) = p(il_S(m))$.

Let *N* be a set with non empty elements, let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N*, let *F* be a finite partial state of *S*, and let *k* be a natural number. One can check that Shift(F,k) is programmed.

Let *N* be a set with non empty elements, let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N*, let *F* be an empty finite partial state of *S*, and let *k* be a natural number. One can verify that Shift(F,k) is empty.

Let *N* be a set with non empty elements, let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N*, let *F* be a non empty programmed finite partial state of *S*, and let *k* be a natural number. Note that Shift(F,k) is non empty.

We now state four propositions:

- (40) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N* and *F* be a programmed finite partial state of *S*. Then Shift(F, 0) = F.
- (41) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N*, *F* be a finite partial state of *S*, and *k* be a natural number. If k > 0, then $il_S(0) \notin dom Shift(F,k)$.
- (42) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N* and *F* be a finite partial state of *S*. Then Shift(Shift(*F*,*m*),*k*) = Shift(*F*,*m*+*k*).
- (43) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N* and *F* be a programmed finite partial state of *S*. Then dom $F \approx \text{dom Shift}(F,k)$.

Let N be a set with non empty elements, let S be a regular standard IC-Ins-separated definite non empty non void AMI over N, and let I be an instruction of S. We say that I is IC-good if and only if:

(Def. 17) For every natural number k and for all states s_1, s_2 of S such that $s_2 = s_1 + (\mathbf{IC}_{S} \mapsto (\mathbf{IC}_{(s_1)} + k))$ holds $\mathbf{IC}_{\text{Exec}(I,s_1)} + k = \mathbf{IC}_{\text{Exec}(\text{IncAddr}(I,k),s_2)}$.

Let *N* be a set with non empty elements and let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N*. We say that *S* is IC-good if and only if:

(Def. 18) Every instruction of S is IC-good.

Let N be a set with non empty elements, let S be a non void AMI over N, and let I be an instruction of S. We say that I is Exec-preserving if and only if the condition (Def. 19) is satisfied.

(Def. 19) Let s_1 , s_2 be states of *S*. Suppose s_1 and s_2 are equal outside the instruction locations of *S*. Then Exec (I, s_1) and Exec (I, s_2) are equal outside the instruction locations of *S*.

Let N be a set with non empty elements and let S be a non void AMI over N. We say that S is Exec-preserving if and only if:

(Def. 20) Every instruction of *S* is Exec-preserving.

We now state the proposition

(44) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N* with no implicit jumps and *I* be an instruction of *S*. If *I* is sequential, then *I* is IC-good.

Let N be a set with non empty elements and let S be a regular standard IC-Ins-separated definite non empty non void AMI over N with no implicit jumps. Observe that every instruction of S which is sequential is also IC-good.

Next we state the proposition

(45) Let S be a regular standard realistic IC-Ins-separated definite non empty non void AMI over N with no implicit jumps and I be an instruction of S. If I is halting, then I is IC-good.

Let N be a set with non empty elements and let S be a regular standard realistic IC-Ins-separated definite non empty non void AMI over N with no implicit jumps. One can verify that every instruction of S which is halting is also IC-good.

One can prove the following proposition

(46) For every non void AMI S over N and for every instruction I of S such that I is halting holds I is Exec-preserving.

Let N be a set with non empty elements and let S be a non void AMI over N. Note that every instruction of S which is halting is also Exec-preserving.

Let N be a set with non empty elements. Note that STC(N) is IC-good and Exec-preserving.

Let N be a set with non empty elements. Observe that there exists a regular standard IC-Insseparated definite non empty non void AMI over N which is halting, realistic, steady-programmed, programmable, IC-good, and Exec-preserving and has explicit jumps and no implicit jumps.

Let N be a set with non empty elements and let S be an IC-good regular standard IC-Insseparated definite non empty non void AMI over N. Observe that every instruction of S is IC-good.

Let N be a set with non empty elements and let S be an Exec-preserving non void AMI over N. One can check that every instruction of S is Exec-preserving.

Let *N* be a set with non empty elements, let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N*, and let *F* be a non empty programmed finite partial state of *S*. The functor CutLastLoc *F* yields a finite partial state of *S* and is defined as follows:

(Def. 21) CutLastLoc $F = F \setminus (\text{LastLoc } F \mapsto F(\text{LastLoc } F))$.

One can prove the following two propositions:

- (47) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N* and *F* be a non empty programmed finite partial state of *S*. Then domCutLastLoc $F = \text{dom} F \setminus \{\text{LastLoc } F\}$.
- (48) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N* and *F* be a non empty programmed finite partial state of *S*. Then dom $F = \text{domCutLastLoc} F \cup \{\text{LastLoc} F\}$.

Let N be a set with non empty elements, let S be a standard IC-Ins-separated definite non empty non void AMI over N, and let F be a non empty trivial programmed finite partial state of S. One can check that CutLastLoc F is empty.

Let N be a set with non empty elements, let S be a standard IC-Ins-separated definite non empty non void AMI over N, and let F be a non empty programmed finite partial state of S. Note that CutLastLoc F is programmed.

Let N be a set with non empty elements, let S be a standard IC-Ins-separated definite non empty non void AMI over N, and let F be a lower non empty programmed finite partial state of S. One can verify that CutLastLoc F is lower.

One can prove the following three propositions:

- (49) Let *S* be a standard IC-Ins-separated definite non empty non void AMI over *N* and *F* be a non empty programmed finite partial state of *S*. Then card CutLastLoc F = card F 1.
- (50) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N*, *F* be a lower non empty programmed finite partial state of *S*, and *G* be a non empty programmed finite partial state of *S*. Then domCutLastLoc*F* misses domShift(IncAddr(*G*, card F I'), card F I').
- (51) Let *S* be a standard halting IC-Ins-separated definite non empty non void AMI over *N*, *F* be a unique-halt lower non empty programmed finite partial state of *S*, and *I* be an instruction-location of *S*. If $I \in \text{domCutLastLoc} F$, then $(\text{CutLastLoc} F)(I) \neq \text{halt}_S$.

Let N be a set with non empty elements, let S be a regular standard IC-Ins-separated definite non empty non void AMI over N, and let F, G be non empty programmed finite partial states of S. The functor F; G yielding a finite partial state of S is defined as follows:

(Def. 22) F; G = CutLastLoc F + Shift(IncAddr(G, card F - 1), card F - 1)).

Let N be a set with non empty elements, let S be a regular standard IC-Ins-separated definite non empty non void AMI over N, and let F, G be non empty programmed finite partial states of S. One can check that F; G is non empty and programmed.

One can prove the following proposition

(52) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N*, *F* be a lower non empty programmed finite partial state of *S*, and *G* be a non empty programmed finite partial state of *S*. Then card(F; G) = (card F + card G) - 1 and card(F; G) = (card F + card G) - 1.

Let N be a set with non empty elements, let S be a regular standard IC-Ins-separated definite non empty non void AMI over N, and let F, G be lower non empty programmed finite partial states of S. One can verify that F; G is lower.

One can prove the following four propositions:

- (53) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N* and *F*, *G* be lower non empty programmed finite partial states of *S*. Then dom $F \subseteq \text{dom}(F; G)$.
- (54) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N* and *F*, *G* be lower non empty programmed finite partial states of *S*. Then CutLastLoc $F \subseteq$ CutLastLoc *F*; *G*.
- (55) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N* and *F*, *G* be lower non empty programmed finite partial states of *S*. Then $(F; G)(\text{LastLoc}F) = (\text{IncAddr}(G, \text{card}F '1))(\text{il}_{S}(0)).$
- (56) Let *S* be a regular standard IC-Ins-separated definite non empty non void AMI over *N*, *F*, *G* be lower non empty programmed finite partial states of *S*, and *f* be an instruction-location of *S*. If locnum(*f*) < card *F* 1, then (IncAddr(*F*, card *F* '1))(*f*) = (IncAddr(*F*; *G*, card *F* '1))(*f*).

Let *N* be a set with non empty elements, let *S* be a regular standard realistic halting steadyprogrammed IC-Ins-separated definite non empty non void AMI over *N* with no implicit jumps, let *F* be a lower non empty programmed finite partial state of *S*, and let *G* be a halt-ending lower non empty programmed finite partial state of *S*. Note that F; *G* is halt-ending.

Let *N* be a set with non empty elements, let *S* be a regular standard realistic halting steadyprogrammed IC-Ins-separated definite non empty non void AMI over *N* with no implicit jumps, and let *F*, *G* be halt-ending unique-halt lower non empty programmed finite partial states of *S*. Note that *F*; *G* is unique-halt.

Let N be a set with non empty elements, let S be a regular standard realistic halting steadyprogrammed IC-Ins-separated definite non empty non void AMI over N with no implicit jumps, and let F, G be pre-Macros of S. Then F; G is a pre-Macro of S.

Let N be a set with non empty elements, let S be a realistic halting steady-programmed IC-good Exec-preserving regular standard IC-Ins-separated definite non empty non void AMI over N, and let F, G be closed lower non empty programmed finite partial states of S. Note that F; G is closed.

We now state several propositions:

- (57) Let *S* be a regular standard halting realistic IC-Ins-separated definite non empty non void AMI over *N* with no implicit jumps. Then IncAddr(Stop *S*, k) = Stop *S*.
- (58) For every standard halting IC-Ins-separated definite non empty non void AMI S over N holds Shift(Stop S, k) = $il_S(k) \mapsto halt_S$.

- (59) Let *S* be a regular standard halting realistic IC-Ins-separated definite non empty non void AMI over *N* with no implicit jumps and *F* be a pre-Macro of *S*. Then *F*; Stop S = F.
- (60) Let *S* be a regular standard halting IC-Ins-separated definite non empty non void AMI over *N* and *F* be a pre-Macro of *S*. Then Stop *S*; F = F.
- (61) Let *S* be a regular standard realistic halting steady-programmed IC-Ins-separated definite non empty non void AMI over *N* with no implicit jumps and *F*, *G*, *H* be pre-Macros of *S*. Then (F; G); H = F; (G; H).

REFERENCES

- [1] Grzegorz Bancerek. Cardinal numbers. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/Vol1/card_1.html.
- [2] Grzegorz Bancerek. The fundamental properties of natural numbers. *Journal of Formalized Mathematics*, 1, 1989. http://mizar.org/JFM/Voll/nat_1.html.
- [3] Grzegorz Bancerek. The ordinal numbers. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/Voll/ordinal1. html.
- [4] Grzegorz Bancerek. Sequences of ordinal numbers. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/Voll/ ordinal2.html.
- [5] Grzegorz Bancerek. König's theorem. Journal of Formalized Mathematics, 2, 1990. http://mizar.org/JFM/Vol2/card_3.html.
- [6] Grzegorz Bancerek and Krzysztof Hryniewiecki. Segments of natural numbers and finite sequences. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/Voll/finseq_1.html.
- [7] Grzegorz Bancerek and Andrzej Trybulec. Miscellaneous facts about functions. Journal of Formalized Mathematics, 8, 1996. http: //mizar.org/JFM/Vol8/funct_7.html.
- [8] Józef Białas. Group and field definitions. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/Voll/realset1. html.
- [9] Czesław Byliński. Functions and their basic properties. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/Voll/ funct_1.html.
- [10] Czesław Byliński. Functions from a set to a set. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/Vol1/funct_ 2.html.
- [11] Czesław Byliński. A classical first order language. Journal of Formalized Mathematics, 2, 1990. http://mizar.org/JFM/Vol2/cqc_lang.html.
- [12] Czesław Byliński. Finite sequences and tuples of elements of a non-empty sets. Journal of Formalized Mathematics, 2, 1990. http: //mizar.org/JFM/Vol2/finseq_2.html.
- [13] Czesław Byliński. The modification of a function by a function and the iteration of the composition of a function. Journal of Formalized Mathematics, 2, 1990. http://mizar.org/JFM/Vol2/funct_4.html.
- [14] Agata Darmochwał. Finite sets. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/Voll/finset_1.html.
- [15] Beata Madras. Products of many sorted algebras. Journal of Formalized Mathematics, 6, 1994. http://mizar.org/JFM/Vol6/pralg_ 2.html.
- [16] Yatsuka Nakamura and Andrzej Trybulec. A mathematical model of CPU. Journal of Formalized Mathematics, 4, 1992. http: //mizar.org/JFM/Vol4/ami_1.html.
- [17] Takaya Nishiyama and Yasuho Mizuhara. Binary arithmetics. Journal of Formalized Mathematics, 5, 1993. http://mizar.org/JFM/ Vol5/binarith.html.
- [18] Beata Padlewska. Families of sets. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/Voll/setfam_1.html.
- [19] Yasushi Tanaka. On the decomposition of the states of SCM. Journal of Formalized Mathematics, 5, 1993. http://mizar.org/JFM/ Vol5/ami_5.html.
- [20] Andrzej Trybulec. Domains and their Cartesian products. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/ Voll/domain_1.html.
- [21] Andrzej Trybulec. Tarski Grothendieck set theory. Journal of Formalized Mathematics, Axiomatics, 1989. http://mizar.org/JFM/ Axiomatics/tarski.html.
- [22] Andrzej Trybulec. Function domains and Frænkel operator. Journal of Formalized Mathematics, 2, 1990. http://mizar.org/JFM/ Vol2/fraenkel.html.
- [23] Andrzej Trybulec. Subsets of real numbers. Journal of Formalized Mathematics, Addenda, 2003. http://mizar.org/JFM/Addenda/ numbers.html.
- [24] Andrzej Trybulec and Yatsuka Nakamura. Some remarks on the simple concrete model of computer. *Journal of Formalized Mathematics*, 5, 1993. http://mizar.org/JFM/Vol5/ami_3.html.

- [25] Andrzej Trybulec and Yatsuka Nakamura. Modifying addresses of instructions of SCM_{FSA}. Journal of Formalized Mathematics, 8, 1996. http://mizar.org/JFM/Vol8/scmfsa_4.html.
- [26] Andrzej Trybulec, Piotr Rudnicki, and Artur Korniłowicz. Standard ordering of instruction locations. *Journal of Formalized Mathematics*, 12, 2000. http://mizar.org/JFM/Vol12/amistd_1.html.
- [27] Zinaida Trybulec. Properties of subsets. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/Voll/subset_1.html.
- [28] Edmund Woronowicz. Relations and their basic properties. Journal of Formalized Mathematics, 1, 1989. http://mizar.org/JFM/ Voll/relat_1.html.

Received April 14, 2000

Published January 2, 2004